Abstract-Due to high demand of 'green' electronics for portable devices, an 8-bit microprocessor with low power features is proposed. The proposed microprocessor is designed using Silterra 130nm general (G) and low power (LP) CMOS logic processes with chip layout size of 4900 μm 2 . Both processors are designed to operate at supply voltage of 1.2V with clock frequency of 50MHz. A substantial reduction of the leakage power is observed between G and LP processes where the 130LP-process microprocessor showed reduction in 3 orders of magnitude in comparison to its 130G-process counterpart. Low power clock gating technique is then being applied to the design in order to obtain further power reduction and this technique has successfully reduced the dynamic power of the design by 44.6%.
INTRODUCTION
The advancement of electronics and wireless communication has lead to the development of low power, low cost and multifunctional sensor nodes that are small in size and able to communicate within short distances [1] . These sensor nodes which consist of power source, sensors, microcontroller unit, and communicating components bring out the idea of sensor network. A sensor network refers to the computer network which composed of a large number of sensor nodes. Wireless Sensor Networks (WSN) consists of spatially distributed sensor to monitor physical or environmental condition [2] . It has a wide range of applications due to composition of large number of sensor nodes which can be densely deployed either inside the target phenomenon or very close to it [1] .
The common applications of WSN include military applications, area monitoring, environment monitoring, health, home applications and others. In military, the sensors are commonly used to detect enemy intrusion. In area monitoring, the WSN is deployed over a region to monitor a phenomenon. In environmental area, they are used to detect oceans, volcanoes, forests, glaciers, etc. Some environmental applications include tracking animal movements, and monitoring environmental conditions that affect livestock and crops. In health, the sensor nodes can be used to monitor patients and assist the disabled. In home applications, the sensor nodes can be buried in electrical appliances such as vacuum cleaner, refrigerators, and other appliances. Due to advancement of technology, these nodes insides those devices can interact with each other via the internet and ease the process of remote controlling [2] .
There are many previous researches in wireless sensor network area. This includes data aggregation [3] , localization [4] , energy efficient multi-hop routing [5, 6] and tracking [7] . One of the issues in WSN system is the power consumption problems. Since the energy source for the sensor node is a conventional battery, thus in these devices, the available energy is fixed, and the rate of power consumption determines the lifetime of the battery (for non-rechargeable) or the time between recharges. The sensor node consumes power for sensing, processing data, and communicating. This shows that the lifetime of the sensor node is directly dependent by the tasks and functions performed by its node. Therefore, low power design techniques are very important in WSN development.
Low power design may start from each stage of digital systems design. The method of reducing power in digital system design can be divided into several levels since the factors of reducing the power is different in every stage. Figure  1 shows the probability of power optimization in different abstract levels. Figure 1 . The probability of power optimization in different abstract levels [8] .
Based on Figure 1 , the different abstract level is divided into 6 different stages that are the system level, architecture level, register transfer level, gate/logic level, circuit level. The higher abstract level show power design in the design of digital system effect is more obvious in a higher abstract lev design [8] .Various techniques such as clock mode [10] , voltage scaling, power saving from libraries, low power logic synthesis, management [11] , and other low power tech introduced to reduce the power co microprocessor design.
In this work, an 8-bit microprocessor ob opencores is modified and implemented using The design is simulated using Quartus II software and tested on Altera Cyclone II functionality. After the design is functiona design follows the normal ASIC design flow schematic, and layout simulation using Synop paper, design architecture of the 8-bit microp gating technique and design methodology a Section II. Section III discusses on the per design and conclusions are made in the last sec
II. METHODOLOGY
The 8-bit microprocessor consists of 10 includes 6 registers, a 16x8 bit words memor an arithmetic logic unit (ALU) and a bina architecture is called SAP for Simple-As-Possi Table I summarizes the instructions e microprocessor in each operation modes. The is capable of running 5 instructions which layout level and w the earlier low ms, and therefore vel for low power gating [9] , sleep m redesign of cell system power hniques has been onsumption by btained from the g Silterra process.
9.0 sp2 design I to validate its ally verified, the w, which includes psys tool. In this processor, clockare presented in rformance of the ction.
modules, which ry, a control unit, ary display. The ible computer.
ocessor [12] .
e of the 8-bit instructions and ere are 8 spaces ta. The remaining executed by the e microprocessor consists of load (LDA), addition (ADD), subtractio output (OUT). In this work, the 5 into four modes of operation for de as shown in Table I . The design flow is separated int aimed to get a functional design of VHDL codes. Design validation is the process of design synthesis, timing simulation. Figure 3 shows binary output of 8-bit micropro software. ign process involves RTL ng and verification process or code is carried out on a microprocessor is tested for it is functional. The drivers as the push-button, toggleset accordingly so that the icroprocessor can be carried igure 4 shows the results tion process. The operation of the microprocessor start state whereby the output is displayed as operation mode increased the output display to "13" and "16". Mode 4 is known as the stop m microprocessor operation is now completed halt signal is represented by green LED light. the operation, its operation can be reset by t button. At this stage, any design errors is detec before proceeding to the next stage, impleme design.
The final phase of the design proces implementation of the 8-bit microprocessor, RTL and layout design. The design is impl flavors, one using the general (G) and low Silterra 130nm CMOS process. The fabricatio standard cell library of CL130G while the CL designed in-house. Floorplanning, placement, done accordingly aimed to minimize the total a Low power circuit technique -clock gatin applied to reduce the overall toggling frequ signal. A clock signal can be stopped using Any clock distribution and clock domain that and will reduce its power consumption. In th gate clock gating circuit is utilized due to consumption to OR gate. Figure 5 shows an e gate clock gating element which is applied whereas Figure 6 shows the corresponding ti the circuit shown in Figure 5 . The timing dia when the enable input is "high" the clock enab the pattern of the clock input. It performs the of a two input AND gate. 
III. RESULTS AND
The design is implemented usin CMOS logic libraries. Low power then applied to the design impleme process in order to reduce its dyna the simulation results obtained from in this section. Figure 7 shows the schematic o similar to the SAP architecture d synthesis, the microprocessor usin library shows an increase of 60% in This is due to the fixed design spe where the supply voltage is at 50MHz. Due to this reason, during number of buffers are added into th timing violation is present during tim Apart from the area penalty, implementation of the LP standard cell library also shows 60% increase in the dynamic power consumption of the microprocessor due to the increase in the number of cell count. However, 3 orders magnitude difference in the leakage power reduction is observed after the implementation of the LP libraries. The clock-gating technique implemented in the design is able to reduce 44.6% of its dynamic power consumption. The red colour graph representsageneric behaviour of G process while blue colour graph represents a generic behaviour of LP process transistors. I off refers to the leakage current while I on is the saturation current. It is clear from Figure 8 that by reducing the leakage current of a transistor, the saturation current is also lowered. Comparing I on at the same gate voltage, LP transistor posesses a smaller I on value in comparison to the G transistor.Thus, in order for any gate from LP process to have the same drive capability of G process, it needsto increase its drive current by increasing its transistor width, W. Therefore, the size of the proposed 8-bit microprocessor increased when implemented using the LP standard cell libraries. On the other hand, the increase of size causes the time to reach certain amount of current level reduced and this resulted in higher frequency. Increase in frequency of the toggling clock signal causes the increase in the dynamic power of the design. Figure 9 shows the layout design of 8-bit microprocessor where the floorplan dimension of the core is set to 70 μm x 70 μm. The chip consists of 2 input pins and 9 output pins. 
IV. CONCLUSION
The 8-bit microprocessor has a very simple architecture and it is highly energy efficient. It is suitable for wireless sensor network applications where it can provide sufficient computing resources while consuming very low power during sleep mode. The clock gating technique is used to reduce the increased of dynamic power in the 8-bit microprocessor implemented using the in-house designed LP standard cell library. It successfully reduced the dynamic power of the design by 44.6%.
